I. INTRODUCTION
A FIRST-generation transponder, developed in the 1970's, uses analog components for the digital communication system. For example, the transponder in the Space Shuttle Orbiter (SSO)-to-Tracking Data Relay Satellite Systems (TDRSS) -Band return link employs analog mixers, analog filters, voltage-controlled oscillators instead of numericalcontrolled oscillators, for the carrier, pseudonoise (PN) code, and bit synchronization [1] . The reliability, implementation, and power efficiency of the analog components are generally inferior to those of the digital components.
A second-generation transponder, developed in the 1980's, detects a radio frequency (RF) signal digitally. The secondgeneration transponder downconverts the RF signal to a baseband signal [i.e., zero-intermediate frequency (IF)] using one or several mixing processes. Then, a multibit analog-to-digital (A/D) converter in the transponder takes samples and quantizes the baseband samples. Unfortunately, problems intrinsic to zero-IF digitizing render it undesirable for many applications. For example, the noise figure of most mixers or active filters increases 20 dB/decade inversely proportional to frequency below 100 Hz. Also, amplitude and phase imbalance between low-frequency in-phase and quadrature-phase channels yield Manuscript received June 3, 1994 ; revised April 3, 1996 . The author is with the Department of Electrical Engineering, Wichita State University, Wichita, KS 67260-0044 USA.
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dc offsets which cause many undesirable problems such as false carrier clock. A third-generation transponder, initiated in the late 1980's [2] , [3] and developed in the early 1990's, takes samples of the RF signal at a nonzero IF, quantizes the samples at the receiver front end, and processes them digitally. Thus, dc offsets and noise may be reduced [4] , [5] . Commercially available A/D converters can sample many IF signals as fast as 500 Msamples/s with an aperture uncertainty of 270 ps and a resolution of 8 b [5] .
The ultimate goal in radio receiver or transponder design is to directly digitize the RF signal at the output of the receive antenna and hence implement all receiver functions in either digital hardware or software. Trends in receiver design have evolved toward this goal by incorporating digitization closer and closer to the receiver antenna for systems at increasingly higher frequencies and wider bandwidths [6] . For example, the Space Station Freedom (SSF)-to-TDRSS -Band return link employs a third-generation transponder. Recently, also several papers regarding digital receivers have appeared in the literature for the cellular or wireless communication applications [7] - [10] .
The third-generation PN spread-spectrum system considered in [2] and [3] samples the IF signal at the chip rate by employing a filter matched to the chip signal at the front end. Then, an A/D converter quantizes the IF samples into 1-b sequences. Bit-error rate (BER) degradation due to the 1-b A/D converter was reported to be 2 dB in [2] and [3] . A serial PN code acquisition scheme was employed, simulated, and tested using a baseband prototype in [3] .
In this paper, the IF-sampling rate is much higher than the chip rate, e.g., 12 samples per chip. No filter matched to the chip signal is employed at the front end because the sampling rate is higher than the chip rate. The IF filtered signal is directly sampled and 1-b-quantized. The 1-b A/D converter with IF sampler in this paper is modeled by a hardlimiter followed by an ideal A/D converter. If a 1-b A/D converter is employed instead of a multibit A/D converter, the implementation is much simpler and power can be saved compared to the multibit A/D converter. After A/D conversion, PN code, carrier, and bit synchronization can be implemented digitally with the use of very-large-scale-integrated (VLSI) technology. Expensive analog filters or mixers can be removed, and higher reliability can be achieved at less expense by employing IF sampling at the receiver front end.
In this paper, the effects of the 1-b A/D converter on PN code acquisition and BER are considered for a third-generation transponder. Typical PN code acquisition schemes are serial detection [3] , [11] and noncoherent sequential detection [12] , [13] . The sequential test proceeds in steps, deciding at each stage either to terminate the test or to postpone termination and repeat the test with additional data, while the serial detection observes a fixed number of data and makes the decision. Noncoherent sequential detection has been employed in many applications [12] , [13] because of faster acquisition time than that of the serial detection scheme. In this paper a noncoherent sequential PN code acquisition scheme is considered.
Section II describes the system model and analyzes performance of the PN code acquisition scheme. Section III discusses BER degradation due to 1-b A/D conversion and digital signal processing. Section IV presents the numerical results and compares them with simulation results. Section V concludes the paper.
II. SYSTEM MODELS AND PN CODE ACQUISITION
The TDRSS assembly contingency subsystem (ACS) forward link for the SSF supports two data rates: 72 and 6 kb/s [14] . The modulation scheme employs staggered quadrature PN code. The in-phase channel modulates the voice and command data in a "command" channel by using a Gold Code PN sequence. This code has a period of 1023 chips and is designated the "PN short code." In quadrature to the command channel is the "range" channel which is not used to transmit any uplink data but which is direct-sequence-modulated by another PN sequence. This PN sequence is generated by truncating a maximal-length feedback shift-register sequence with a period of 261 888 chips. This code is designated the "PN long code." The chip rates for both the command and range channel are identical and synchronized so that once phase of the PN short code is known the PN long-code phase can only assume one of 256 possible values. This chip rate is coherently related to the transmitted carrier frequency by the factor 32 221 96 ; the nominal chip rate is 3.1 Mchips/s [14] . Fig. 1 shows a block diagram of the noncoherent sequential PN code acquisition scheme. The IF filtered signal is a PN-spread binary-phase-shift-keyed (BPSK) signal, which can be written as Bandpassed additive white Gaussian noise with two-sided power spectral density . The noise bandwidth of the two-pole Butterworth bandpass filter is , which is slightly smaller than twice the chip rate. The mean and variance of the noise component after the bandpass filter is zero and , respectively. The signal distortion due to the bandpass filter is insignificant, e.g., 0.3 dB, and not included in this paper to simplify the analysis.
The output signal of the IF filter with center frequency is sampled at a rate , which is equal to , an integer, times . The sampling interval is s, and the sampling rate is much higher than the chip rate. In this paper, the nonzero-IF sampling rate is chosen to be higher than 12 times the chip rate for a numerical example. The samples, , can be written as (2) where , , and are the samples of , , and at , respectively, and denotes a phase error at . If is much larger than , the phase change due to the Doppler frequency shift estimation error for a decimator/detector output sample interval is insignificant. Thus the phase error is treated as a constant phase error . The samples are 1-b-quantized. The 1-b-quantized output samples can be written as
The 1-b A/D converted samples are multiplexed into (an even number) branches so that the sampling rate in each branch is equal to . The sample sequence for the first branch from the top is and the sample sequence for the th branch is . The and are chosen so that the samples in each branch would be independent. For example, if and are chosen, the sampling rate at each branch would be , which is twice the filtered noise bandwidth (one-sided) , and the noise samples in each branch would be approximately independent.
From the top to the bottom branch, each branch is multiplied by the cosine and sine alternately. These cosine and sine multiplication digitally downconvert the samples. The is chosen to be an integer multiple of such that the output of the mixers, which are and and respectively, depend on only the data sequence and the chip sequence for the case of no phase error and no noise in the channel.
While the receiver is in the initial PN code acquisition state, pairs of the in-phase and the quadrature-phase branches are configured to search independent search channels. The initial PN code phases for search channels are equally separated. For example, the initial PN code phase for the first, second, third, and fourth search channels could be 0, 256, 512, and 768, respectively, when the PN code length is 1023 and the number of independent search channels is 4. Without loss of generality, only a single search channel (specifically, the pair made up of the first and second branch) is analyzed in this paper, and the PN code acquisition time obtained for the single search channel is divided by to indicate the overall PN code acquisition time because the global "declare" of PN code acquisition is made if a local "declare" is made by any one of independent search channels.
After the digital mixers, the locally generated PN sequence, , an integer, is multiplied with the output of the digital mixers. The output samples from the PN code correlator, and , are delivered to the decimator/detectors in each branch. For example, the inputs to the decimator/detectors in the and branches of the top search channel can be written as (4) and (5) respectively, where is an integer, the bandpass noise representation is used, and and are the in-phase and quadrature-phase bandpassed noise samples, respectively.
The decimator/detectors in the and branches accumulate samples of and , and dump the outputs and at a rate , respectively. The and are the sum of and from to , respectively. The envelope detector takes and , and outputs the envelope , which can be written as A sequential probability ratio test is performed based on . In this paper, a log Bessel function is used for the sequential probability ratio test [12] , [13] , [15] , [16] . In practice, an approximation of the log Bessel function is employed, which depends on the signal-to-noise ratio, because the log Bessel function requires a lookup table and increases the complexity.
For each search channel, a bias term is subtracted from the output of the sequential probability ratio test. The result, , is summed up in a running accumulator. The output of the running accumulator is tested against two thresholds to either accept or reject the current PN code phase. If the result exceeds the acceptance threshold, TAX, the receiver moves on to the main lobe/sidelobe resolution (not discussed in this paper) by declaring PN code synchronization. If the result is below the reject threshold, TBX, the microprocessor issues a dismiss pulse, shifts the PN code by half a chip, reinitializes that channel's accumulator, and continues the search process. The accept threshold TAX and the dismiss threshold TBX can be approximated as TAX and TBX where and are false alarm and miss probabilities per trial, respectively [12] , [16] .
There are two hypothesis, and , where is the hypothesis that the locally generated PN code is aligned with the received PN code sequence (i.e., ), and is the hypothesis that the locally generated PN code is not aligned (i.e.,
). Under the hypothesis , and in (4) and (5) The random variables and under are Gaussian random variables from the central limit theorem since they are the sum of independent and identical Gaussian random variables and , respectively. However, and are not identical because and have different variances. The envelope detector output under is not a Rician-distributed random variable (as used in most noncoherent sequential probability ratio tests).
In addition, the variances of and under depend on the phase error , which includes the frequency offset effects due to the Doppler frequency estimation error . The phase change per decimator/detector output sample is insignificant as explained in (2) . The phase error is approximately a constant for a decimator/detector output. Furthermore, the variances of and under are not the same as those under . Therefore, the log Bessel function of is not optimum. It is optimum for the typical noncoherent sequential detection when the variances in the and branches are equal under either or . The exact analysis for our case is very difficult. Fortunately (as shown in Fig. 3 ), for small signal-power-to-noise density ratios, such as less than 50 dB Hz, the variances of and become one, and the variances of and under become , the variance of and under . This allows us to use the log Bessel function algorithm for the sequential detection. For high signal-to-noise ratio, the variances of and under depend on the phase error , and the variances of and under are different from those of and under (as shown in Fig. 5 ).
In this paper, the conventional log Bessel function is employed for all signal-to-noise ratios to make the analysis easier. The envelope under is modeled as a Riciandistributed random variable with probability density function for where is the noncentrality which is the sum of and , is 0.5 times the sum of and , and is the zeroth-order modified Bessel function.
Let SNR denote the design signal-to-noise ratio at the output of the decimator/detector. SNR can then be written as SNR (6) because the numerator and denominator are related to the signal and noise power, respectively. The SNR , which is the bias term in Fig. 1 , is predetermined to meet the performance requirements in practice, e.g., the upper limit of acquisition time. The sequential ratio test variable [13] , [15] , [16] , , is SNR SNR
The sequential detector then compares the sum of over from to against the threshold TAX and TBX as indicated previously. When the input signal-to-noise ratio is very small, Bussgang and Middleton [13] , [16] have shown that the conditional expectation of under can be approximated as SNR by expanding . The average number of samples (ASN) required to terminate the test by reaching or exceeding either boundary can be approximated by ASN SNR for small false alarm probability per trial [13] , [16] . The miss probability per trial is equal to for the -pass approach where is the PN code detection probability [13] . The , , and are predetermined by the design requirements. The accept threshold TAX and the dismiss threshold TBX may be approximated as TAX and TBX [13] . Recall that the decimator/detector output rate is samples per second. It requires ASN decimator/detector samples to move a half-chip PN code phase (i.e., step size). Thus, the PN code search rate (the total number of search steps per second) can be written as ASN steps second
The time to search the code once per channel per pass is the total number of steps in a PN code period (i.e., the total number of half-chip PN code phase movements in a PN code period) divided by the PN code search rate, which can be written as Time to search the code once per channel per pass
The PN code acquisition time to search the code once with channels and passes is equal to times the time to search the code once per channel per pass
In Section II, the analysis has been carried out for the unmodulated data similar to the TDRSS command channel acquisition procedures [14] . It will be interesting to compare analytical acquisition results to actual laboratory measurements in the future.
III. BIT-ERROR PROBABILITY
Assume that PN code synchronization is acquired. If all branches (or all samples) in Fig. 1 are employed for bit decision, then the sampling rate is larger than the IF bandwidth. For example, the sampling rate in this paper is seven times larger than the IF filter bandwidth, i.e., 12 times larger than the chip rate. However, the BER analysis is difficult because the noise samples are correlated due to the IF filter. To simplify the BER analysis in this paper, only the top branch among branches in Fig. 1 is employed for bit decision. The noise samples in the top branch is approximately uncorrelated.
The output of the PN code synchronization is forwarded to the carrier synchronization followed by the bit synchronization as shown in Fig. 2 . Assume that both carrier and bit synchronization are achieved. The sampling rate at the bit synchronization output is . For a bit decision with data bit rate , the accumulator shown in Fig. 2 dumps every number of samples. The bit decision accumulator output for the th bit, denoted by , is the sum of the identical and independent random variable in (4) the th bit time interval is equal to that of 1's), an arbitrary bit decision is made by tossing a fair coin.
The phase error including the frequency offset in (4) and (5) is zero because the carrier synchronization is assumed. Let denote the noise component for . The noise component has the same mean and variance as . The probability for an
given that the transmitted bit is one for the th bit time interval , can be written as sgn sgn (11) The probability that for an
given that the transmitted bit is one for the th bit time interval, is called a crossover probability , and it is one minus the probability that for the , which can be written as (12) The average bit-error probability is equal to the conditional bit-error probability given that the transmitted bit is one for the th bit time interval because the data bit is equiprobable. The average bit-error probability can be written as (13) Equation (13) is similar to [2, (23) ], where the second term in (13) is not included and the PN code length is equal to a bit time interval, while the PN code length in this paper is flexible.
The relative BER degradation can be increased if multipleaccess interference is present. In this paper, multiple-access interference is not considered because a single-access satellite channel is assumed. Table I shows the system parameters employed for numerical computations. These parameters are close to those of the on-board transponder in the SSF -band forward link.
IV. NUMERICAL RESULTS
The minimum received signal-power-to-noise-density ratio is 50 dB Hz for the signal acquisition in the SSFband forward link. Fig. 3 shows the variances of the -channel component and the -channel component at the decimator/detector output under the , and Fig. 4 shows the PN code acquisition time for dB Hz. Both horizontal axes in Figs. 3 and 4 show the carrier phase angle error due to the frequency offset estimation error . It is observed that the variances of the and channel under are close to 786, the common variance under , and the PN code acquisition time is almost independent of the carrier phase error. Figs. 5 and 6 show the corresponding results with equal to 65.3 dB Hz. It is observed that the variances of the and under for high SNR depend on Fig. 3 . Analyzed variances of I-and Q-channel components at the decimator/detector output versus phase error are shown when the locally generated PN sequence is aligned with that of the received PN sequence. The received power-to-noise-density ratio P=N 0 was 50 dB 1 Hz, and the detection probability P D was 0:9. the phase error. This is because the inputs and to the decimator/detectors depend on the signal power, cosine, and sine component of phase error as shown in (4) and (5). In addition, the mean values of and under Tacq is shown using (10) for four-pass and four-channel search with the received signal power-to-noise-density ratio P=N 0 as a parameter. It was assumed that the data modulation was off during the PN code acquisition, and the number of samples at the decimator/detector was 786. The carrier phase error was assumed to be =4.
are different from those under . Therefore, the sequential probability ratio test using the log Bessel function would not be optimum, but is applied in this paper. Fig. 7 shows the theoretical PN code acquisition time with the received signal-to-noise-density ratio as a parameter.
in the horizontal axis was computed using (10) for given PN code detection probability in the vertical axis with the four-pass and four-channel search. The data modulation was off during the PN code acquisition, i.e., the data bit is a constant 1 or 1, and the number of samples at the decimator and detector was 786. The cross-marked points indicate the PN code acquisition time at . The theoretical ASN, SNR , can be less than one. However, the practical minimum ASN is one. Thus, the practical minimum PN code acquisition time would be 340 ms from (10) when theoretical ASN . Fig. 8 shows the analyzed BER versus when data bit rate is 72 kb/s. BPSK signaling was assumed. Equation (13) was used, which is valid when the samples are uncorrelated at the bit decision accumulator. So, only the top branch was employed for bit decision, as shown in Fig. 2 , because the virtual sampling rate at the bit decision accumulator is about one sample per chip and samples are uncorrelated. The performance of the ideal BPSK without the 1-b A/D converter is also shown for comparison. It is observed that the relative BER degradation is 2.46 dB for the data bit rate equal to 72 kb/s at the 10 bit-error probability. This degradation is mainly due to the reduced number of samples at the accumulator because only one of branches is employed Fig. 9 because the sampling rate is close to the chip rate, and the simulated BER results for 37.74-MHz sampling rate (which is about 12 times higher than the chip rate) indicate that BER degradation due to 1-b A/D is insignificant [11] .
for bit decision. The noise variance of each sample, , is independent of the decimation rate for bit decision because sampling was taken at the output of the IF filter.
The BER performance can be improved by employing more than one branch. However, if more than one branch is employed for bit decision, the samples at the accumulator are correlated and BER analysis becomes complicated. Fig. 9 shows the simulated BER results when the bit decision is made by employing all samples from all branches in Fig. 1, e.g., using 37.74-MHz sampling rate, which is 12 times higher than the chip rate [17] . Fig. 9 also shows the simulated BER results corresponding to 4.72-MHz sampling rate, which is close to the chip rate using only one branch. Implementation loss is not included in Fig. 9 . It is observed that when the sampling rate is 4.72 MHz at the bit decision accumulator, the simulated BER degradation due to 1-b A/D conversion is 2.4 dB, which is close to the analyzed one in Fig. 8 . When the sampling rate is 37.74 MHz, the simulated BER degradation due to 1-b A/D conversion is only 0.6 dB. The breadboard test results also indicate that the overall receiver loss is 2 dB when 37.74-MHz sampling rate is employed [14] , [17] . This confirms that the BER degradation due to the 1-b A/D converter is insignificant; the PN correlation loss, modulation loss, and the other implementation losses can be 1.4 dB [14] , [17] .
This small degradation can be explained as follows: the signal power after the hardlimiter is reduced by dB [18] . The noise spectral density after the hardlimiter at the center frequency is reduced by a factor of dB [18] . Thus, the net effect of the hard limiting on the received signal is a 0.4-dB loss in the signal-to-noise ratio as compared to that of a linear receiver. The sampling of the A/D converter introduces additional degradation if the sampling rate is not sufficiently high. This is because the noise spectral density is increased due to aliasing. Including the aliasing effects, the net effect of the 1-b A/D converter and IF sampler is 0.57 dB for the example in this paper.
V. CONCLUSION
In this paper, the PN code acquisition time was analyzed when using IF sampling with 1-b A/D conversion at the receiver front end. It was observed that when the received signal-power-to-noise-density ratio is large, the -channel and -channel inputs have different statistics. The conventional log Bessel function can be applied, but is not optimum for large , e.g., larger than 50 dB Hz for the parameters in this paper. It was also noticed that the theoretical ASN can be less than one, and theoretical PN code acquisition time can be very small. However, the practical minimum ASN is one, and the practical PN code acquisition time would be 340 ms from (10) .
In addition, the effects of the 1-b A/D converter on the biterror probability was discussed. When the sampling rate is not sufficient for the bit decision, relative BER degradation due to IF sampling, 1-b A/D conversion, and digital signal processing at 10 bit-error probability can be significant, e.g., 2.46 dB for the data bit rate equal to 72 kb/s and parameters chosen in this paper. If the sampling rate is sufficient, the relative degradation due to the 1-b A/D converter can be insignificant, e.g., 0.6 dB. These results were verified by comparing the analysis results with simulation results for one sample per chip rate. ACKNOWLEDGMENT
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